A novel method for measuring very small capacitance changes based on capacitance-to-phase angle conversion is introduced in this article. This new method is the improved or linearized version of the nonlinear capacitance-to-phase angle conversion method. The main features of this scheme are the very good linearity, extremely high stray immunity and a very high resolution. The experimental results of the prototype version of this scheme have also been reported. By using this prototype and a simple capacitive transducer, a minimum detectable distance of about 16 nm can be achieved. This means that a capacitance change of about 0.7 fF (0.7ϫ10 Ϫ15 F) in a capacitance of 22 pF can be resolved, so the minimum resolvable relative capacitance is about 32 ppm. By the theory it can be seen that the minimum resolvable relative capacitance of 2 ppm could be achieved by this method.
I. INTRODUCTION
During the past years capacitive transducers have found many applications. For measuring a very small capacitance change there is a demand for a reliable high precision readout circuit. In principle, measuring small capacitance change is not a new problem. Several attempts have been made in order to achieve high resolution measurement. These attempts are generally based on: the ac bridge method, 1 capacitance-to-frequency conversion, 1,2 and charge and discharge methods. 3, 4 Also, recently the new methods based on the switched-capacitor technique 5, 6 and capacitance-to-phase angle conversion 7 have been reported. In this article a new method based on a linear capacitance-to-phase angle conversion is introduced. The main idea has been described previously, 7 but the technique that has been developed has several limitations and disadvantages. At first, we make some comments on these disadvantages and then describe the modifications that have led to the new method. By this method very small capacitance changes can be measured with the extremely high immunity to grounded stray capacitances. In the following sections, first the theoretical description of the proposed method is presented. Then, the experimental results of a prototype version are given in order to demonstrate the practical implementation of the new method. Ultimately, we discuss the practical limitations that can somehow restrict the performance of the readout circuit.
II. THEORETICAL ANALYSIS
A. Comments on the previous scheme Figure 1 shows the scheme offered in the previous work. 7 This scheme has three major drawbacks, which are described as follows:
͑1͒ The relationship between the output phase and the input capacitance changes is nonlinear. This relationship is in the form of tan Ϫ1 as given in Ref. 7 .
͑2͒
The input impedance of the charge amplifier used in Ref. 7 is not low enough for high stray-immune measurements. By assuming R f C f ӷ1 and ӷ␣ the input impedance of the charge amplifier shown in Fig. 1 can be written as
where ␣ is the first pole of the op-amp, G is the gainbandwidth product of the op-amp, and R f and C f are the feedback resistor and capacitor, respectively. In order to decrease Z in , according to Eq. ͑1͒ we need to increase the product value of GC f , which can be done by increasing either G or C f . But any increase in the value of C f causes a decrease in the output signal level. On the other hand to increase G we are forced to use a high frequency op-amp. ͑3͒ The reported charge amplifier, as it is shown in Fig.  1 , produces a constant phase shift in the output signal that causes an extra nonlinear relation between the generated output phase angle tangent and the input capacitance changes. This phase shift depends on the frequency characteristic of the op-amp and its value only can be reduced by using a high frequency op-amp.
B. The new scheme
For overcoming the second and the third problems of the pervious scheme, a simple parallel R -C circuit in front of a buffer amplifier is suggested ͓Fig. 2͑a͔͒. The buffer amplifier must produce no phase shift. 8 In order to achieve such a characteristic the active feedback scheme shown in Fig. 2͑b͒ is used to design a buffer amplifier. 9 Calculations show that if the two op-amps used for constructing the buffer amplifier are closely matched, the resulting phase shift could be written as
where by choosing low frequency signal, the disturbing phase shift could be considerably decreased. By assuming R T C T ӷ1, according to Fig. 2͑a͒ , we can write
where C 0 is the reference capacitor, C X is the measured capacitor, C T is the voltage dividing capacitor, and A,B are the amplitudes of the two sinusoidal signals. By using the general formula for the summation of two sinusoidal functions, Eq. ͑3͒ can be simplified as Figure 2͑a͒ shows the possible stray capacitance, C S2 , appearing between plate 2 of the measurand capacitor and ground that is added to C T . On the other hand, it is apparent from Eqs. ͑4͒ and ͑5͒ that the value of C T has no effect on the phase of the output signal and it only changes the amplitude of the output signal. Therefore, we can argue that this scheme has an extreme stray immunity from side 2 of the C X .
For producing two input signals, A sin(t) and B sin(t ϩϪ), the circuit which is shown in Fig. 2͑c͒ is used. In this circuit, first a sinusoidal signal is produced by an oscillator. This sinusoidal signal is used for generating two balanced signals with 180°phase difference. This is accomplished by employing two matched op-amps. 10 Then the phase of one of the signals is shifted by R 1 and C 1 by the amount of ͓ϭtan Ϫ1 (R 1 C 1 )͔. At the end, we get two signals defined as A sin(t) and B sin(tϩϪ), where A and B are the signal's amplitudes.
In spite of the mentioned advantages, the nonlinear behavior is still present in the new scheme. This problem can be overcome by using a conventional quadrature phase sensitive detector ͑PSD͒ that provides the cotangent of the output phase. By this configuration one can construct a linear relationship between the input capacitance and the output of the PSD. The overall block diagram of this design is shown in Fig. 3 . By using switching multipliers 11, 12 the two dc outputs become
and
where C S is defined as a total capacitance (C S ϭC T ϩC 0 ϩC X ), and K is the gain of arbitrary ac amplifier which may be used for increasing the amplitude of V O ͑the output of the capacitance-to-phase angle converter͒. The two reference signals for the quadrature switching PSD have been provided by converting sin(t) and cos(t) to square waves. This conversion is accomplished by using two voltage comparators as shown in Fig. 3 . By dividing Eq. ͑6͒ by Eq. ͑7͒ it is evident that For dividing V C by V S , first, two analog-to-digital converters ͑ADCs͒ convert these signals to digital numbers and then they are conveyed to a microcomputer, where the division process is performed.
The reference voltages used for the ADCs are V RC and V RS corresponding to V C and V S , respectively. If the ADCs have m-bit outputs, it can be written
where D C and D S are the digital outputs of the converters corresponding to V C and V S , respectively. From these assumptions and using Eqs. ͑5͒, ͑8͒, ͑9͒, and ͑10͒ a linear relationship can be derived between the measurand capacitor
It can be seen from Eq. ͑11͒ that A,B, and C 0 are the only parameters contributing to the output results. Let C X0 be a reference value for C X and consider the measurand of interest to be the deviation from this reference value, named C X1 , so that
By substituting Eq. ͑12͒ into Eq. ͑11͒, the linear relationship converted to
where nϭV RS /V RC . By adjusting A, so that it satisfies the following relationship:
Eq. ͑13͒ can be written as
By defining C X1 /C X0 ͑the normalized capacitance ratio͒ as the output (D OUT ), it can be written
Equation ͑16͒ is the main relationship between the normalized capacitance ratio and the output number D OUT , which is computed by a microcomputer via a proper program. Under the condition given in Eq. ͑14͒ the effects of A, B, and C 0 can be eliminated. Equation ͑14͒ also establishes the calibration condition for the measurements. When Eq. ͑14͒ is satisfied, the related output D OUT for C X1 ϭ0 will be zero, so this relation is referred to as the ''zero adjustment condition.''
C. Calculation of resolution
Because of the normalized output, it is more appropriate to develop the resolving formula for the relative capacitance measurements. The resolvable relative capacitance could be then derived from Eq. ͑16͒. As it can be inferred from Eq. ͑16͒, variations of the parameters , n, and the resolution of the ADC's outputs (D C /D S ) could affect the overall resolvable relative capacitance. The variations could be minimized by using a stable phase shifter, and its variations can be corrected by recording for each measuring step. By choosing a single temperature compensated voltage reference for both DACs, the variations of V RS and V RC due to the temperature changes is extremely low and can be ignored. By considering the mentioned descriptions the resolvable relative capacitance can be derived by differentiating Eq. ͑16͒, which results in:
͑17͒
The only parameter that remains effective on the resolvable relative capacitance is the resolution of the ADCs. If each ADC generates an error of Ϯ1 least significant bit, then ⌬D C ϭ⌬D S ϭ1, and for the worst case D C ϭD S we have
For achieving the highest possible resolution, D S must be as large as possible. Therefore, our program is arranged in such a way that D S becomes the maximum achievable value by controlling V RS via digital to-analog converter ͑DAC͒1 ͑Fig. 3͒, such as an autoranged ADC. For the ADC's with the m bit resolution, the maximum value of D S equal to 2 m then can be written as
If we consider 12-bit ADCs, then the achievable resolution of dividing V C by V S is 1000 ppm ͑full scale D C /D S ϭ1) according to Eq. ͑19͒. By substituting Eq. ͑19͒ into Eq. ͑17͒ we will have
Although the maximum achievable resolution from ADCs in the dividing process is 1000 ppm, according to Eq. ͑20͒ the overall resolution of the system can be further improved by considering and n. On the other hand, increasing the resolution will decrease the dynamic range. In order to achieve the optimum performance one has to compromise between the resolvable relative capacitance and the dynamic range.
D. Noise analysis
The main internal noise source is the buffer amplifier. Considering the input referred noise voltages and currents of the two matched op-amps E n and I n , the rms value of the output noise can be calculated as
By using LF353, according to its data sheet the noise voltage and current of this op-amp is 25 nV/ͱHz and 0.01 pA/ͱHz, respectively. By choosing the values: R T ϭ22 M⍀, C S ϭ25 pF, ϭ2 10 000 rad/s, at room temperature and at the bandwidth of 1.5 Hz ͑corresponding to the bandwidth of the low pass filters used in synchronous detector͒ the rms value of the output noise will be 48 nV.
III. EXPERIMENTAL RESULTS
A prototype version of the described scheme has been constructed by using commercial components such as the LF353 as op-amp, ICL7109 as ADCs, and the 4053 analog switch as switching multipliers. The operating frequency was chosen at 10 kHz.
For testing the prototype circuit, we constructed a simple capacitive transducer with a Kelvin guard ring. 13 It is designed so that the distance between its plates ͑X͒ is much smaller than the radius of the plates. In this configuration the well known relationship of the parallel plates capacitor is valid:
where A e is the effective area of the two plates, and ⑀ is the permeability of the dielectric material between the two plates ͑air͒.
To control the distance X precisely and to scan this transducer smoothly a high resolution stepping motor ͑800 steps per revolution͒ was coupled to a microscrew that was driving one of the capacitor's plates. The microscrew has a pitch of 2 turns/mm, which results a displacement of 0.625 m for a single step of the motor.
In order to obtain a linear relationship between D OUT and X, we need to exchange the position of C X and C 0 in the circuit depicted in Fig. 2͑a͒ . It is assumed that XϭX 0 ϩX 1 , where X 0 is the distance in which zero adjustment has been made and X 1 is the deviation from X 0 . Therefore Eq. ͑16͒ becomes
As mentioned, Eq. ͑23͒ represents the calibration curve of the transducer that can be obtained experimentally by changing X 1 from the initial value of X 0 and recording D OUT . The result of such measurements has been shown in Fig. 4 . This curve has been obtained by setting X 0 ϭ0.5 mm. The slope of this line has been calculated by the least square method which is 2.06ϫ10 Ϫ3 /m. For a comparison the slope is also obtained by the theory (1/X 0 ) that is 2ϫ10 Ϫ3 /m. As can be seen there is a very good agreement between the theory and the experiment. However, a little difference between the theoretical and experimental results may be due to the existence of the stray capacitances between the two plates of the capacitive sensor. This effect is probably caused by the type of connections arranged for the junctions of the plates of the capacitive sensor and the fringing effect near the edges of the sensor.
In this computations we set: ϭ3.7°, nϭ1 and mϭ12 ͑number of bits of the ADCs͒. By substituting these values into Eq. ͑20͒ the minimum resolvable relative capacitance of 32 ppm is calculated. According to the resolvable relative capacitance of about 32 ppm, the minimum detectable displacement is about 16 nm.
The nonlinearity of the curve shown in Fig. 4 is less than 0.5%, which mainly depends on the fluctuations of the mechanical scanning system.
The minimum measurable displacement in the capacitive sensor is the displacement which results from a voltage change equal to the rms noise voltage in the bandwidth of the electronic circuit. By choosing Bϭ10 V, C 0 ϭ12 pF, C S ϭ25 pF and ϭ3.7°according to Eq. ͑6͒, ͑16͒ and ͑21͒, ⌬ cotg͑͒ will be 48 nV/0.2 Vϭ2.4ϫ10 Ϫ7 . Considering Eqs. ͑16͒ and ͑23͒ it can be seen that ⌬X 1 /X 1 ϭtan() ϫ⌬ cotg()ϭ1.5ϫ10 Ϫ8 or the minimum measurable displacement is 7.7ϫ10 Ϫ12 m. This value is much less than the minimum resolvable relative displacement achievable by the systematic error of the system. The lower limit of the minimum resolvable relative capacitance is achieved by choosing nϭ15 so that it will be 2 ppm. The low noise performance of the readout circuit permits high precision in such measurements.
IV. DISCUSSION
In Sec. II the systematic error for the readout circuit has been described. Along with systematic error, there are some practical limitations that may affect the performance of the readout system. However, the overall performance of the transducer is controlled in part by the measuring circuit and by the sensor as well. Therefore, some limitations are due to sensor characteristics and some are due to the readout circuit. In our case, the resolution and the overall performance of the transducer were mainly limited by the mechanical drive sys- tem of the capacitive sensor. Practically, to meet and measure such a high resolutions one has to take advantage of the small value of capacitance changes in the integrated circuit sensors. The resolution of the readout circuit was estimated to be about 0.044 fF ͑2 ppm͒, however for the present system, our resolution is limited to only 0.7 fF ͑32 ppm͒. The practical limitations of the reported readout system and the ways to minimize those can be classified as follows:
͑1͒ Amplitude variations of the main oscillator cause the same variations on the two output voltages of the PSDs (V C and V S ). Since these two voltages are divided by each other, the amplitude variations of he main oscillator do not affect the output.
͑2͒ Phase jitters of the main oscillator degrade the stability of the output. This effect can be decreased primarily by using a very stable oscillator. Besides, output oversampling leads to a very stable output.
͑3͒ Since the measurand quantity converts to the phase angle difference between the two signals, the effects of amplitude noise and disturbances will be very small on the output signal of the capacitance-to-phase angle converter. Along with this intrinsic behavior, the phase-sensitive detectors eliminate the noise significantly. This elimination is due to PSD's narrow pass bands around the main ͑fundamental͒ frequency and its odd harmonics. 12 The nonfundamental pass bands may cause an error due to the odd harmonics of the input sinewave but, by designing a low distortion oscillator this effect can be minimized.
͑4͒ The only stage which can increase the output noise and unstability is ADC, since it has a dc gain. This effect causes a limitation on n. This limitation strongly depends on the ADC performance and the PCB design. 14, 15 For further decrease of the output noise, special program is prepared to oversample the outputs of the ADCs and averaging them. This method can improve the signal-to-noise ratio but, slow down the speed of the measurements. Noise reduction obtained by this method is proportional to the square root of the number of oversamplings. For achieving a good performance one has to compromise between the output noise reduction and the response time of the scheme.
͑5͒ The dielectric absorption of the capacitor may cause a phase error. 16 This phenomena causes a nonlinear relation between the output and the capacitance changes. For minimizing this effect capacitances with low dielectric absorption must be used as C T and C 0 . The sensing capacitor must have a low dielectric absorption as well; therefore using the air dielectric for the sensor is the best choice.
͑6͒ In spite of the good stray immunity of the readout circuit, the stray capacities between the plates of the sensor and the ground may affect the performance. For connecting the transducer to the readout circuit, two coaxial cables have been used so that their outer conductors have been driven, at low impedance, with a potential essentially equal to the voltage of the inner conductor ͑active guarding͒. This arrangement significantly reduces the effects of grounded stray capacities. Stray capacities between the two plates of the sensor also affect the measurements, but there is no easy method to reduce its effects on the readout circuit except by reducing its value. In order to reduce its value, proper connections must be arranged between the plates of the sensor and the coaxial cables, and such proper connections must be made between the coaxial cables and the input of the readout circuit as well. On the whole this source of noise is the main source of instability of the output readout that degrades the resolution.
Considering the sources of noise and disturbances and taking all the necessary precautions, the output fluctuations have been reduced to Ϯ5 ppm which is less than the effect of the minimum resolvable relative capacitance ͑32 ppm͒. These fluctuations manifest themselves as the instability of the output.
